Synopsys 2011 用户大会暨技术研讨会

August 3, 2011

北京

日期:2011年8月22日(星期一)
地点:北京香格里拉饭店 一层大宴会厅
地址:北京市紫竹院路29号

日程安排:

8:15-8:45am
Registration
8:45-9:30am
Welcome – Robert Li, Synopsys China Country ManagerKeynote – Aart de Geus, Synopsys Chairman and CEO

(Ballroom, 1F)

9:30-10:00am
Eco-system partner Keynote speech – Jay Min, Samsung VP of foundry business(Ballroom, 1F)
10:00-10:15am
SNUG Award Ceremony

(Ballroom, 1F)

10:15-10:30am
Break
Galaxy (Ballroom I, 1F)
Discovery (Ballroom II, 1F)
Time to Market solutions (Ballroom III, 1F)
SNUG Award Paper (Lotus, 2F)
10:30-11:15am
Galaxy Overview
10:30-11:30am
Functional Verification Overview
10:30-11:25am
AMSG: CustomSim
10:30-11:10am
SNUG Paper #1
11:25-11:45am
AMSG: Demo
11:10-11:50am
SNUG Paper #2
11:15-1:00pm
Lunch (Event center) 11:30-1:00pm Lunch (Event center) 11:45-1:00pm Lunch (Event center) 11:50-1:00pm Lunch (Event center)
1:00-2:15pm
RTL Synthesis & Test Overview
1:00-2:15pm
VCS Update
1:00-1:20pm
Lynx Success story
1:00-1:40pm
SNUG Paper #3
1:20-2:00pm
Lynx Demo
1:40-2:20pm
SNUG Paper #4
2:15-4:00pm
Physical Design & Verification
2:15-3:15pm
Advanced Verification Technologies
2:00-2:45pm
IP: MIPI
2:20-3:00pm
SNUG Paper #5
2:45-3:25pm
IP: DDR
3:15-3:45pm
New SystemVerilog VIP
3:25-3:55pm
IP: USB 3.0
4:00-4:15pm
Break 3:45-4:00pm Break 3:55-4:10pm Break
4:15-6:00pm
Signoff 4:00-4:45pm Low Power Verification 4:10-4:35pm IP: HDMI
4:45-5:15pm Methodology Update (UVM, VMM, etc) 4:35-5:35pm ARM tutorial: Enabling Delivery of High-Performance ARM Cortex-A Series Processor Cores
5:15-5:45pm Mixed-Abstraction Verification
6:00-6:15pm
Conclusion & Prize Draw (Ballroom, 1F)

联系人:李柯含
邮件:kehan@synopsys.com
电话:010-5986 0682

——————————————————————————————————————————————————————-

上海

时间:2011年8月24日(星期三)
地点:上海龙之梦丽晶大酒店 四层大宴会厅
地址:上海市长宁区延安西路1116号

日程安排:

8:15-8:45am
Registration
8:45-9:30am
Welcome – Robert Li, Synopsys China Country ManagerKeynote – Aart de Geus, Synopsys Chairman and CEO

(Ballroom, 4F)

9:30-10:00am
Eco-system partner Keynote speech: 陈家湘/C.H.Chen, 台积电(中国)总经理/President

(Ballroom, 4F)

10:00-10:15am
SNUG Award Ceremony

(Ballroom, 1F)

10:15-10:30am
Break
Galaxy (Ballroom A, 4F)
Discovery (Banyan+Maple, 4F)
Time to Market solutions (Ballroom B, 4F)
SNUG Award Paper (Ballroom C, 4F)
10:30-11:15am
Galaxy Overview
10:30-11:30am
Functional Verification Overview
10:30-11:25am
AMSG: Hspice
10:30-11:10am
SNUG Paper #1
11:25-11:45am
AMSG: Demo
11:10-11:50am
SNUG Paper #2
11:15-1:00pm
Lunch (2F) 11:30-1:00pm Lunch (2F) 11:45-1:00pm Lunch (2F) 11:50-1:00pm Lunch (2F)
1:00-2:15pm
RTL Synthesis & Test Overview
1:00-2:15pm
VCS Update
1:00-1:20pm
Lynx Success story
1:00-1:40pm
SNUG Paper #3
1:20-2:00pm
Lynx Demo
1:40-2:20pm
SNUG Paper #4
2:15-4:00pm
Physical Design & Verification
2:15-3:15pm
Advanced Verification Technologies
2:00-2:45pm
IP: MIPI
2:20-3:00pm
SNUG Paper #5
2:45-3:25pm
IP: DDR
3:15-3:45pm
New SystemVerilog VIP
3:25-3:55pm
IP: USB 3.0
4:00-4:15pm
Break 3:45-4:00pm Break 3:55-4:10pm Break
4:15-6:00pm
Signoff 4:00-4:45pm Low Power Verification 4:10-4:35pm IP: HDMI
4:45-5:15pm Methodology Update (UVM, VMM, etc) 4:35-5:35pm ARM tutorial: Enabling Delivery of High-Performance ARM Cortex-A Series Processor Cores
5:15-5:45pm Mixed-Abstraction Verification
6:00-6:15pm
Conclusion & Prize Draw (Ballroom A, 4F)
R&D Night – Shanghai only
6:45-8:45pm
R&D Night (Ballroom B+C, 4F)

联系人:仲蔚
邮件:Wei.Zhong@synopsys.com
电话:021-2307 2297

——————————————————————————————————————————————————————-

深圳

日期:2011年8月30日(星期二)
地点:深圳威尼斯皇冠假日酒店 一层大宴会厅
地址:深圳市华侨城深南大道9026号

日程安排:

8:15-8:45am
Registration
8:45-9:30am
Welcome – Robert Li, Synopsys China Country ManagerKeynote – Don Chan, Synopsys Vice President of Corporate Applications Engineering

(Ballroom, 1F)

9:30-10:00am
Eco-system partner Keynote speech (Ballroom, 1F)
10:00-10:15am
SNUG Award ceremony (Ballroom, 1F)
10:15-10:30am
Break
Galaxy (Ballroom I, 1F)
Discovery (Roma, 1F)
Time to Market solutions (Tivoli, 3F)
10:30-11:50am
Galaxy Overview
10:30-11:30am
Functional Verification Overview
10:30-11:25am
AMSG: CustomSim
11:25-11:45am
AMSG: Demo
11:15-1:00pm
Lunch (1F) 11:30-1:00pm Lunch (1F) 11:45-1:00pm Lunch (1F)
1:00-2:15pm
RTL Synthesis & Test Overview
1:00-2:15pm
VCS Update
1:15-2:00pm
ARM tutorial: Enabling Delivery of High-Performance ARM Cortex-A Series Processor Cores
2:15-4:00pm
Physical Design & Verification
2:15-3:15pm
Advanced Verification Technologies
2:00-2:20pm
Lynx Success story
3:15-3:45pm
New SystemVerilog VIP
2:20-3:00pm
Lynx Demo
4:00-4:15pm
Break 3:45-4:00pm Break
4:15-6:00pm
Signoff 4:00-4:45pm Low Power Verification
4:45-5:15pm Methodology Update (UVM, VMM, etc)
5:15-6:00pm Mixed-Abstraction Verification
6:00-5:45pm
Conclusion & Prize Draw

联系人:王懿
邮件:jojowang@synopsys.com
电话:0755-82519830